Abstract-In this letter, we demonstrate for the first time that gate misalignment is not a critical limiting factor for low voltage operation in gate-underlap double gate (DG) devices. Our results show that underlap architecture significantly extends the tolerable limit of gate misalignment in 25 nm devices. DG MOSFETs with high degree of gate misalignment and optimal gate-underlap design can perform comparably or even better than self-aligned nonunderlap devices. Results show that spacer-to-straggle (s/σ) ratio, a key design parameter for underlap devices, should be within the range of 2.3-3.0 to accommodate back gate misalignment. These results are very significant as the stringent process control requirements for achieving self-alignment in nanoscale planar DG MOSFETs are considerably relaxed without compromising the performance.
I. INTRODUCTION

D
OUBLE GATE (DG) MOSFET has received considerable attention in recent years owing to the inherent suppression of short channel effects (SCEs), volume-inversion effect and excellent scalability [1] , [2] . DG MOSFETs fabricated with channel in the plane of the wafer (standard configuration) [3] , pose the difficult problem of how to fabricate a bottom gate underneath the FET body and align it to the top gate. The alignment of the dual gates is crucial to high performance because a misalignment will cause extra gate to source/drain overlap capacitance as well as loss of current drive.
In this letter, we use the concept of gate-underlap design [4] - [7] and for the first time propose a design methodology to alleviate the critical issue of gate misalignment in ultra-lowvoltage DG devices. A design criterion to select underlap region parameters is proposed for minimizing the impact of gate misalignment on device performance for low voltage applications.
II. SIMULATIONS
The undoped DG devices [ Fig. 1(a) ] analyzed have been simulated using the 2-D simulator, ATLAS [8] - [7] was modeled as
, where (N SD ) peak is the peak source/drain doping, σ ( 2sd/ ln(10)) is the lateral straggle, s is the spacer width and d is the source/drain doping gradient (evaluated at front gate edge). The spacer width represents the distance between the peak SDE doping level and gate edge. Increasing σ (at constant d) implies increasing the spacer width. Lateral straggle (σ) was varied from 7.5 to 12.5 nm by increasing the spacer width from 12
III. RESULTS AND DISCUSSIONS
Fig . 2 shows the dependence of cutoff frequency (f T ) and intrinsic voltage gain (A VO ) on m/L g , along with the results of DG devices with nonunderlap (abrupt) SDE regions. Please note that the degradation will be nearly symmetric with respect to ±m/L g because analog FOMs were extracted in the subthreshold region at current density of 10 µA/µm. An increase in gate misalignment (m) leads to a severe degradation in analog/RF FOMs in DG devices with nonunderlap design. Results for gate-underlap design show a high tolerance to gate misalignment (no change in f T and A VO ) up to m/L g = 0.25. Poorly aligned (m/L g > 0.25) SDE devices achieve higher f T and A VO as compared to precisely aligned abrupt SDE devices, e.g., if m/L g = 0.5, and σ is increased from 10 to 12.5 nm, the relative improvement in f T increases from 1.1 to 1.5 and in A VO (in decibels), from 1.2 to 1.7. In a more extreme case where m/L g = 0.75 and σ = 12.5 nm, f T is comparable to that of abrupt SDE devices, but still a relative improvement of 1.5 is obtained in A VO . The self-aligned devices will always perform better than the misaligned for the same SDE profile. Back gate misalignment can be tolerated without compromising the performance if the SDE region profile is designed with σ ≈ m/2. These results are very significant as the stringent process control requirements to achieve a self alignment between the dual gates in a planar DG MOSFET are relaxed and a high degree of misalignment (m/L g ≥ 0.5) between top and bottom gates can be tolerated at nanoscale regimes.
The results of f T and A VO can also be understood in terms of spacer-to-straggle ratio (s/σ), an important technological parameter for the design and optimization of gate-underlap devices [7] . Misaligned DG MOSFETs designed with s/σ = 2.3 (σ = 10 nm, d = 5 nm/dec, s/L g = 0.9) achieve higher f T and A VO values as compared to those designed with abrupt SDE regions for m/L g = 0.5. In order to accommodate higher gate misalignment (m/L g = 0.75), s/σ should be increased to 2.9 (σ = 12.5 nm, d = 5 nm/dec, s/L g = 1.4). These results suggest that spacer width (s) should be approximately 3 σ, i.e., the spacer should be wide enough to ensure that all of the underlap profile is across the spacer and not under the gate. In an optimal design, it is more appropriate to increase s to achieve higher σ values as d depends on thermal budget and diffusivity of dopants and very small values (< 3 nm/dec) may be difficult to achieve.
To further analyze the usefulness of the underlap design, we evaluate important analog parameters, such as transconductance-to-current ratio (g m /I ds ), Early voltage (V EA ), transconductance (g m ) and total input capacitance (C gg ). As shown in Fig. 3(a) and (b), underlap devices with m/L g = 0.5 for σ ≥ 10 nm and m/L g = 0.75 for σ ∼ = 12.5 nm, achieve higher (g m /I ds ) peak values than selfaligned nonunderlap DG devices. An increase in σ shifts the SDE doping away from the gate edge which minimizes SCE and improves gate controllability. This results in higher values (in weak inversion region) of g m /I ds (∼36 V −1 ) as compared to ∼30 V −1 (non-underlap SDE regions). Underlap architecture is particularly advantageous in the weak/lowmoderate inversion regions, as the current flow is mainly due to diffusion of carriers and large straggle values (∼12.5 nm) do not degrade the performance. In strong inversion region (∼g m /I ds = 5 V −1 ), large σ values and wider spacers introduce additional parasitic resistance, which results in current ratio [(I ds ) Underlap /(I ds ) Nonunderlap ] < 1, i.e., degradation of g m at higher I ds .
As shown in Fig. 4(a) , g m initially increases up until σ = 10 nm and remains constant thereafter in DG devices with m/L g ≤ 0.5. An increase in σ at a given d results in longer effective channel length thereby suppressing SCE [6] , [7] and improving g m . DG devices designed with m/L g = 0.5 achieve nearly the same or marginally higher g m values over the range of σ values. In particular, g m is insensitive to m/L g values in the range 0 to 0.75 for σ = 12.5 nm and a minimum A VO of 22 dB is achievable for σ lying between 10-12.5 nm. Fig. 4(b) shows the variation of total gate capacitance (C gg ) and Early voltage (V EA = I ds /g ds , where g ds is the output conductance) with σ. An increase in σ shifts the source/drain doping away from the gate edge, resulting in a significant reduction in parasitic fringing capacitance that leads to the decrease in C gg . The underlap architecture results in the relative reduction of C gg (at σ = 12.5 nm) by 25% for m/L g = 0.5 and 10% for m/L g = 0.75. Underlap devices designed with σ ≤ 10 nm and m/L g > 0.5 achieve higher C gg as compared to selfaligned nonunderlap DG devices. The reduction in C gg along with an improvement in g m translates into higher f T values in misaligned gate-underlap DG devices. Even more significant aspect of underlap design is the substantial improvement in V EA due to the reduction of peak electric field (at the gate edge) with increase in σ. The improvement in V EA is nearly 1.8 times at σ = 10 nm and four times at σ = 12.5 nm with m/L g = 0.5. The increase in V EA coupled with an improvement in g m /I ds at low I ds results in an improvement in A VO (= g m /I ds × V EA ).
Gate-underlap DG devices operated at low current levels are particularly useful for ULV analog/RF applications as both gain and speed of devices can be significantly improved in misaligned structures and stringent process control requirements to achieve a perfect-alignment can be considerably relaxed.
